У нас вы можете посмотреть бесплатно Demo of CDP180X - compatible CPU system on FPGA (coded using custom microcode compiler) или скачать в максимальном доступном качестве, видео которое было загружено на ютуб. Для загрузки выберите вариант из формы ниже:
Если кнопки скачивания не
загрузились
НАЖМИТЕ ЗДЕСЬ или обновите страницу
Если возникают проблемы со скачиванием видео, пожалуйста напишите в поддержку по адресу внизу
страницы.
Спасибо за использование сервиса ClipSaver.ru
The core project here is the microcode compiler I created to simplify coding vintage CPUs, many of which were microcoded too. CDP1802 wasn't but it is an intriguing architecture so I wanted to try it out on something not typical. To validate the design end to end, I added ROM package containing monitor + Basic, RAM on the board and I am able to run Basic with frequency up to 25MHz. The trace of CPU internal registers (going to UART/terminal and VGA is a routine in the CPU microcode, executed after each instruction fetch, but before instruction execution phase. This works at any speed (from 0 to 25MHz) but to allow "bit-banging" UART (on Q/nEF3) to work needs to be turned off. For more info follow: http://www.sunrise-ev.com/1802.htm - links to hardware and software components https://github.com/zpekic/Sys_180X - VHDL project, includes CPU https://github.com/zpekic/MicroCodeCo... - microcode compiler https://hackaday.io/project/172073-mi... - place where I intend to document more Hope you enjoy, feedback welcome! Z.