Benefits of Rte_flow Groups Specialization for FPGA SmartNICs - Lukáš Kekely, DynaNIC скачать в хорошем качестве

Benefits of Rte_flow Groups Specialization for FPGA SmartNICs - Lukáš Kekely, DynaNIC

Benefits of Rte_flow Groups Specialization for FPGA SmartNICs - Lukáš Kekely, DynaNIC RTE Flow is a software API that allows to offload packet processing into a SmartNIC. As more advanced SmartNICs are coming to the market, the significance of RTE Flow grows. Developers would like to use the RTE Flow in a generic way which pushes SmartNICs design to offer as universal support as possible. However, there is always a trade-off between universality and performance. DPU-based SmartNICS provide generic support of RTE Flow while sacrificing performance which might be a serious issue when it comes to wirespeed processing of short packets on 400G links. FPGA SmartNICs are another platform to achieve this goal. FPGAs can provide wirespeed performance, however, they are limited by available resources. It is impractical to implement a fully general RTE Flow support in an FPGA. Instead, it is more beneficial to design an application-specific processing pipeline made of match-action tables optimized for a target use case. The tables can be represented by RTE Flow groups which allows developers to easily control the processing from the software point of view. The idea will be presented in more detail covering the most important aspects of this approach.